



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/964,315	09/26/2001	Shakuntala Anjanaiah	TI-31779	9921
23494	7590 08/26/2005		EXAMINER	
TEXAS INSTRUMENTS INCORPORATED P O BOX 655474, M/S 3999 DALLAS, TX 75265			ELMORE, REBA I	
			ART UNIT	PAPER NUMBER
,			2187	
			DATE MAILED: 08/26/200	5

Please find below and/or attached an Office communication concerning this application or proceeding.

ή		Application No.	Applicant(s)			
		09/964,315	ANJANAIAH ET AL.			
Office Action Sun	nmary	Examiner	Art Unit			
	·	Rebail, Elmore	2187			
	is communication ap		t with the correspondence address			
Period for Reply						
A SHORTENED STATUTORY THE MAILING DATE OF THIS - Extensions of time may be available under after SIX (6) MONTHS from the mailing da - If the period for reply specified above is let - If NO period for reply is specified above, it - Failure to reply within the set or extended Any reply received by the Office later than earned patent term adjustment. See 37 C	COMMUNICATION. the provisions of 37 CFR 1. te of this communication. ss than thirty (30) days, a rep te maximum statutory period period for reply will, by statut three months after the mailir	136(a). In no event, however, ma ly within the statutory minimum of will apply and will expire SIX (6) I a, cause the application to becom	y a reply be timely filed thirty (30) days will be considered timely. MONTHS from the mailing date of this communication. e ABANDONED (35 U.S.C. § 133).			
Status						
1) Responsive to communic	ation(s) filed on <u>26 A</u>	1ay 2005.				
2a) This action is FINAL.	2b)⊠ Thi	s action is non-final.				
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
4)⊠ Claim(s) <u>1 and 3-21</u> is/are	pending in the appl	ication.				
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allo	wed.					
6)⊠ Claim(s) <u>1 and 3-21</u> is/are	rejected.					
	7) Claim(s) 12 is/are objected to.					
8) Claim(s) are subject	ct to restriction and/o	or election requirement.				
Application Papers						
9)⊠ The specification is objecte	ed to by the Examine	er.				
10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.						
Applicant may not request th	at any objection to the	drawing(s) be held in abe	yance. See 37 CFR 1.85(a).			
			ing(s) is objected to. See 37 CFR 1.121(d).			
11) The oath or declaration is	objected to by the Ex	kaminer. Note the attacl	ned Office Action or form PTO-152.			
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made	of a claim for foreign	priority under 35 U.S.C	c. § 119(a)-(d) or (f).			
a)□ All b)□ Some * c)□ l	None of:					
		s have been received.				
			n Application No			
			en received in this National Stage			
		u (PCT Rule 17.2(a)).				
* See the attached detailed C	mice action for a list	of the certified copies in	ot received.			
Attachment(s)						
1) Notice of References Cited (PTO-892)		4) Intervie	w Summary (PTO-413)			
Notice of Draftsperson's Patent Drawir Information Disclosure Statement(s) (Paper No(s)/Mail Date			lo(s)/Mail Date of Informal Patent Application (PTO-152)			
S. Patent and Trademark Office PTOL-326 (Rev. 1-04)	Office Ad	etion Summary	Part of Paper No./Mail Date 20050819			

DETAILED ACTION

1. Claims 1 and 3-21 are presented for examination. Claim 2 was cancelled by the amendment filed May 26, 2005. Claim 21 was added by this same amendment.

SPECIFICATION

- 2. The applications listed in the section titled '**RELATED APPLICATIONS**' on page 1 needs to be updated to include patent application numbers and not just attorney docket numbers. Correction required.
- 3. The specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

CLAIM OBJECTIONS

4. Claim 12 is objected to, there is a typographical error on line 9; [inp9ut] should be corrected to -input--, emphasis added.

DOUBLE PATENTING

- 5. The rejections given previously for provisional double patenting are *maintained* and repeated below.
- 6. The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. See *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970);and, *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground

Art Unit: 2187

provided the conflicting application or patent is shown to be commonly owned with this application. See 37 CFR 1.130(b).

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

7. Claims 1-20 are provisionally rejected under the judicially created doctrine of obviousness-type double patenting as being unpatentable over claims 1-17 of copending Application No. 09/964158. An analysis of claim 12 of the present invention is compared to the claims of the conflicting application. Although the conflicting claims are not identical, they are not patentably distinct from each other because:

09/964315

Claim 12

An Utopia interface unit for providing an interface between an external data processing unit and a direct memory access unit: An ATM slave interface unit providing an interface between an ATM master processing unit and an ATM slave processing unit

Claim 8

09/964158

Claim 1

the interface unit as recited in claim 1 wherein the control signals and the data cells have the UTOPIA format

Claim 1

an input buffer memory unit for providing data cells to the direct memory interface unit

an interface input unit for controlling the transmission of data cells from the external processing system to the input buffer memory unit an input unit receiving data cells and exchanging control signals with the ATM master processing unit

Claim 9

the interface unit as recited in claim 1 wherein the ATM slave processing unit includes a direct memory access unit

Art Unit: 2187

an output buffer memory unit for receiving data cells from the direct memory access unit

an interface output unit for controlling transmission of data cells from the output buffer memory unit to the external procession system

Claim 6

the interface unit as recited in claim 1 further comprising: an output buffer unit; the output buffer unit including a buffer storage unit, the buffer unit storing data cells, the output buffer unit receiving data cells from the slave processing unit, the data buffer unit exchanging control signals with the slave processing unit; and an output; the output unit receiving data cells from the output buffer unit and applying data cells to the ATM master processing unit, the output unit exchanging control signals with the output buffer unit and with the ATM master processing unit.

This is a <u>provisional</u> obviousness-type double patenting rejection because the conflicting claims have not in fact been patented.

8. Claims 1-20 are provisionally rejected under the judicially created doctrine of obviousness-type double patenting as being unpatentable over claims 1-17 of copending Application No. 09/964159. Although the conflicting claims are not identical, they are not patentably distinct from each other because:

09/964315

Claim 12

An Utopia interface unit for providing an interface between an external data processing unit and a direct memory access unit:

09/964159

Claim 1

An interface unit controlling the exchange of signals between a data processing unit and a communication bus, the interface unit comprising:

Claim 6

the interface unit as recited in claim 1 wherein the UTOPIA ATM URDATA

Art Unit: 2187

signal corresponds to an I/O
OUTDATAVALID signal, and wherein a
UTOPIA ATM UXCLAV signal
corresponds to an I/O INDATAVALID

Claim 5

an input buffer memory unit for providing data cells to the direct memory interface unit

an interface input unit for controlling the transmission of data cells from the external processing system to the input buffer memory unit

an output buffer memory unit for receiving data cells from the direct memory access unit

an interface output unit for controlling transmission of data cells from the output buffer memory unit to the external processing system the interface unit as recited in claim 1 wherein the interface unit includes: an input interface unit; an output interface unit; an input buffer memory unit, wherein the transfer between the input buffer memory unit and the direct memory access unit is determined by a receive event signal, and an output buffer memory unit, wherein the transfer between the direct memory access unit and the output buffer memory unit is determined by a transmit event signal

Claim 3

the interface unit as recited in claim 1 wherein the interface unit exchanges data groups with the direct memory access unit of the data processing unit

This is a <u>provisional</u> obviousness-type double patenting rejection because the conflicting claims have not in fact been patented.

35 USC § 102

9. The rejection of claims 1-20 as being anticipated by Sun et al. is *withdrawn* and the following rejection is now given.

35 USC § 103

- 10. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are

such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

- 11. Claims 1 and 3-21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sun et al. in view of Miller et al.
- 12. Sun teaches the invention (claim 1) as claimed including a data processing system comprising:

a master-state data processing unit (e.g., see Figure 1 and col. 1, line 5 to col. 2, line 55); a communication bus with the master-state data processing unit exchanging asynchronous transfer mode protocol signals with the bus (e.g., see Figure 1 and col. 1, line 5 to col. 2, line 55);

at least one slave-state data processing unit with the slave-state data processing unit, with the interface unit acting in either a master mode or a slave mode being a function of the UTOPIA protocol as stated in the background of the present invention section of the present disclosure at page 2, line 26 to page 3, line 2, including:

a central processing unit (e.g., see Figure 1 and col. 1, line 5 to col. 2, line 55); a direct memory access unit coupled to the central processing unit (e.g., see Figure 1 and col. 2, line 65 to col. 3, line 53);

a Utopia mode interface unit coupled to the direct memory unit, the Utopia interface unit acting in a receive mode and in a transmit mode (e.g., see Figure 1 elements 120 and 140) the Utopia transfer mode interface unit having:

a processor coupled to the communication bus and exchanging asynchronous transfer mode protocol signals therewith (e.g., see Figure 1 and col. 1, line 5 to col. 2, line 55); and,

Art Unit: 2187

a buffer unit for buffering data signals between the direct memory access unit and the processor, wherein the transfer of data cells between the buffer memory unit and the direct memory interface unit is determined by an event signal (e.g., see Figure 1).

Sun teaches the limitations of the claim as given above, however, the reference does not teach details now claimed in relationship to the event signal. Miller teaches the same basic system with additional teachings related to signals for the transmit and receive buffers. Miller teaches the event signal as a signal as a RX status descriptor or as a transmit buffer descriptor (e.g., see col. 7, line 49 to col. 9, line 52). It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teaches of Miller with the teachings of Sun because both inventions are directed toward to the same system and have a common inventorship and a common assignee. Miller teaches using a UTOPIA interface unit thereby teaching the normal event or status signals while also teaching status signals for the buffer memory.

As to claim 3, Sun teaches the buffer memory unit is a first-in/first-out memory unit (e.g., see Figure 1, elements 120 and 140).

As to claim 4, Sun teaches an input interface unit and an output interface unit with the buffer memory unit includes:

an input buffer memory unit, wherein the transfer between the input buffer memory unit and the direct memory access unit is determined by a receive event signal (e.g., see Figure 1, elements 120 and 140 and Figure 3 and col. 4, line 25 to col. 6, line 21); and,

an output buffer memory unit, wherein the transfer between the direct memory access unit and the output buffer memory unit is determined by a transmit event signal (e.g., see Figure 1, elements 120 and 140 and Figure 3 and col. 4, line 25 to col. 6, line 21).

Art Unit: 2187

As to claim 5, Sun teaches data is transferred from the communication bus to the input buffer memory unit and wherein data is transferred from the output buffer memory unit to the communication unit through the output interface unit

As to claim 6, Sun teaches the input buffer memory unit and the output buffer memory units are first-in/first-out memory units

As to claim 7, Sun teaches the receive event signal is generated when the buffer memory unit has a complete data cell stored therein, the receive event signal being cleared when transfer between the buffer memory unit and the direct memory access unit is begun as updating the RX status queue (e.g., see col. 7, line 49 to col. 8, line 6) and wherein the transmit event signal is generated when the buffer memory unit has space for a complete data cell as a transmit status descriptor (e.g., see col. 9, lines 1-17), the transmit event signal being cleared when the transfer of the data cell to the buffer memory unit from the direct memory access unit is begun as signals for transmitting and receiving data using the receiving buffer and transmitting buffer which are present in the segmentation and reassembly (SAR) integrated circuit (e.g., see Figure 1 and col. 2, line 65 to col. 3, line 53).

13. Sun teaches the invention (claim 8) as claimed including a data processing system comprising:

at least one slave-state data processing unit with the interface unit acting in either a master mode or a slave mode being a function of the UTOPIA protocol as stated in the background of the present invention section of the present disclosure at page 2, line 26 to page 3, line 2, (e.g., see Figure 1 and col. 2, line 65 to col. 3, line 53);

a communication bus, the master-state data processing unit exchanging asynchronous transfer mode protocol signals with the bus (e.g., see Figure 1 and col. 2, line 65 to col. 3, line 53);

a master-state data processing unit, the master state data processing unit (e.g., see Figure 1 and col. 2, line 65 to col. 3, line 53) including:

a central processing unit as being connected via the PCI bus to the SAR integrated circuit which has a memory interface (e.g., see Figure 1 and col. 2, line 65 to col. 3, line 53 and col. 6, lines 3-10);

a direct memory access unit coupled to the central processing unit (e.g., see col. 4, lines 33-47);

a Utopia interface unit coupled to the direct memory access unit (e.g., see col. 5, line 5 to col. 6, line 10) with the Utopia interface unit having:

a processor coupled to the communication bus and exchanging asynchronous transfer mode protocol signals therewith (e.g., see col. 5, line 5 to col. 6, line 10); and,

a buffer memory unit for buffering data signals between the direct memory access unit and processor (e.g., see col. 5, line 5 to col. 6, line 10).

Sun teaches the limitations of the claim as given above, however, the reference does not teach details now claimed in relationship to the event signal. Miller teaches the same basic system with additional teachings related to signals for the transmit and receive buffers. Miller teaches the event signal as a signal as a RX status descriptor or as a transmit buffer descriptor (e.g., see col. 7, line 49 to col. 9, line 52). It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teaches of Miller with the teachings of

Sun because both inventions are directed toward to the same system and have a common inventorship and a common assignee. Miller teaches using a UTOPIA interface unit thereby teaching the normal event or status signals while also teaching status signals for the buffer memory.

As to claim 9, Sun teaches an input interface unit and an output interface unit with the buffer memory unit including an input buffer memory unit and an output buffer memory unit (e.g., see Figure 1).

As to claim 10, Sun teaches the data is transferred from the communication bus through the input interface unit to the input buffer memory unit and wherein data is transferred from the output buffer memory unit through the output interface unit to the communication bus (e.g., see Figure 1).

As to claim 11, Sun teaches the input buffer memory unit and the output buffer memory unit are first-in/first-out memory units (e.g., see Figure 1).

14. Sun teaches the invention (claim 12) as claimed including an Utopia interface unit for providing a interface between an external data processing unit and a direct memory access unit (e.g., see col. 5, line 5 to col. 6, line 10), the interface unit comprising:

an input buffer memory unit, the input buffer memory unit providing data cells to the direct memory interface unit (e.g., see col. 4, lines 33-47) the input buffer unit applying an event signal to direct memory access unit indicating that space is available for a data cell in a transmit mode (e.g., see col. 9, lines 1-17) the input buffer applying an event signal to the direct memory access unit indicating that data cell is stored therein in a receive mode (e.g., see col. 7, line 49 to col. 8, line 6);

an interface input unit, the interface input unit controlling the transmission of data cells from the external processing system to the input buffer memory unit (e.g., see Figure 1);

an output buffer memory unit for receiving data cells from the direct memory access unit (e.g., see col. 4, lines 33-47); and,

an interface output unit for controlling transmission of data cells from the output buffer memory unit to the external processing system (e.g., see Figure 1).

Sun teaches the limitations of the claim as given above, however, the reference does not teach details now claimed in relationship to the event signal. Miller teaches the same basic system with additional teachings related to signals for the transmit and receive buffers. Miller teaches the event signal as a signal as a RX status descriptor or as a transmit buffer descriptor (e.g., see col. 7, line 49 to col. 9, line 52). It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teaches of Miller with the teachings of Sun because both inventions are directed toward to the same system and have a common inventorship and a common assignee. Miller teaches using a UTOPIA interface unit thereby teaching the normal event or status signals while also teaching status signals for the buffer memory.

As to claim 13, Sun teaches the input buffer memory unit and the output buffer memory unit are first-in/first-out memory units (e.g., see Figure 1).

As to claim 14, Sun teaches the first-in/first-out memory units can store at least two data cells (e.g., see Figure 1).

As to claim 15, Sun teaches data form the input buffer memory unit is transferred to the direct memory access unit in response to word-read-signal from the buffer memory unit as

Art Unit: 2187

signals which result in read/write access to/from the buffer memories (e.g., see col. 3, lines 13-53).

As to claim 16, Sun teaches data from the direct memory unit is stored in the output buffer memory unit in response to a word-write signal from the output buffer memory unit as signals which result in read/write access to/from the buffer memories (e.g., see col. 3, lines 13-53).

As to claim 17, Sun teaches data is transferred from the external processing unit to the input buffer unit in response to the cell-available signal from the input buffer unit as signals which result in read/write access to/from the buffer memories (e.g., see col. 3, lines 13-53).

As to claim 18, Sun teaches data is transferred from the output buffer memory unit to the external processing unit in response to cell-available signal form the output buffer memory unit as signals which result in read/write access to/from the buffer memories (e.g., see col. 3, lines 13-53).

As to claim 19, Sun teaches the interface unit is operating in a slave mode, the transfer of data cells form the input buffer memory unit and the direct memory access unit being determined by a receive event signal, the transfer of data cells form the direct memory access unit to the output buffer memory unit being determined by a transmit event signal as signals for transmitting and receiving data using the receiving buffer and transmitting buffer which are present in the segmentation and reassembly (SAR) integrated circuit (e.g., see Figure 1 and col. 2, line 65 to col. 3, line 53).

As to claim 20, Sun teaches the receive event signal is generated when the input buffer memory unit has a complete data cell stored therein, the receive event signal being cleared when transfer between the input buffer memory unit and the direct memory access unit is begun and

Application/Control Number: 09/964,315 Page 13

Art Unit: 2187

wherein the transmit event signal is generated when the output buffer memory unit has space for a complete data cell, the transmit event signal being cleared when the transfer of the data cell to the output buffer memory unit from the direct memory access unit is began as signals for transmitting and receiving data using the receiving buffer and transmitting buffer which are present in the segmentation and reassembly (SAR) integrated circuit (e.g., see Figure 1 and col. 2, line 65 to col. 3, line 53).

As to claim 21, Miller teaches the receive event signal is generated when the buffer memory unit has a complete data cell stored within as the Rx status queue (e.g., see Figure 3a, element 303), the receive event signal being cleared when transfer between the buffer memory unit and the direct memory access unit is begun as updating the RX status queue (e.g., see col. 7, line 49 to col. 8, line 6) and wherein the transmit event signal is generated when the buffer memory unit has space for a complete data cell as a transmit status descriptor (e.g., see col. 9, lines 1-17), the transmit event signal being cleared when the transfer of the data cell to the buffer memory unit from the direct memory access unit is begun.

RESPONSE TO APPLICANT'S REMARKS

15. Applicant's arguments, see the amendment and remarks, filed May 26, 2005, with respect to remarks concerning the event signals and the master/slave modes of operation have been fully considered and are persuasive. The previous rejection based 35 USC § 102 using the Sun prior art was therefore *withdrawn*.

PRIOR ART OF RECORD

16. References used in the art rejections for applications 09/964,158 and 09/364,159 should be particularly noted. These references are cited on the PTO-Form 892. Although these references have not been used to specifically reject the present claims of application, 09/364,315,

Application/Control Number: 09/964,315 Page 14

Art Unit: 2187

they are considered pertinent and any amendments to the present claims should also read over these references.

CONCLUSION

17. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Reba I. Elmore, whose telephone number is (571) 272-4192. The examiner can normally be reached on M-TH from 7:30am to 6:00pm, EST.

If attempts to reach the examiner by telephone are unsuccessful, the art unit supervisor for AU 2187, Donald Sparks, can be reached for general questions concerning this application at (571) 272-4201. Additionally, the official fax phone number for the art unit is (703) 746-7239.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Tech Center central telephone number is (571) 272-2100.

Reba I. Elmore

Primary Patent Examiner

fta I. EM

Art Unit 2187

August 22, 2005